In this paper, a systematic procedure for synthesizing two-terminal devices with polynomial non-linearity is proposed. A two-terminal, or one-port, device with an arbitrary polynomial non-linearity can be designed using the proposed procedure in a step-by-step systematic manner. A variety of drivingpoint characteristics of two-terminal devices with synthesized polynomial non-linearity, both numerically calculated and experimentally measured, are demonstrated.
INTRODUCTION
The study of circuits with polynomial non-linearity, especially of electronic chaos oscillators such as Chua's circuit, has been a topic of increasing interest for some time [1] [2] [3] [4] . It was reported that not all features of a real circuit with a smooth non-linearity were correctly captured by the circuit with a piecewise-linear approximation. An optimal driving-point (DP) characteristic of a device is needed in the synthesis of a non-linear circuit which realizes a prescribed dynamical behavior. Unfortunately, the two-terminal non-linear devices with polynomial non-linearity are seldom available from the existing commercial products. To overcome the obstacle, several approaches for synthesizing non-monotonic characteristics of two-terminal devices have been reported in the literatures [5] [6] [7] [8] [9] .
However, these techniques require some designer's experiences in designing the circuitry and choosing the parameters, and the synthesis procedure is cumbersome. It is therefore desirable to develop an approach for synthesizing such two-terminal, or one-port, devices with prescribed polynomial non-linearity, namely, the driving-point characteristics described by the following polynomial:
where a 0 ; a 1 ; : : : ; a n are arbitrarily chosen.
In this paper, we propose an approach for synthesizing the polynomial non-linearity described by Equation (1) . Based on this technique, arbitrary polynomial driving-point characteristics of two-terminal non-linear resistive devices can be synthesized using a systematic approach in a simple step-by-step manner. A three-step synthesis procedure is introduced in the next section. The circuitry implementation for the synthesis using analog multipliers is presented in Section 3. Some examples of the resulting polynomial non-linearity are demonstrated in Section 4.
A SYSTEMATIC DESIGN PROCEDURE
A three-step systematic procedure for synthesizing the polynomial non-linear function (1) is proposed as follows:
Designing an elementary building block
Obviously, the multiplication operation is fundamental for constructing a polynomial function described by Equation (1) . The circuit that performs the multiplication operation can be considered as an elementary element. Each term of Equation (1) can be successively increased in its order by multiplying with v. Hence, the ÿrst step is to design a two-port with the transfer characteristic (TC) expressed by a square term. This two-port is the elementary building block that will be used to form a two-port device with a prescribed polynomial TC.
Designing a two-port device
According to the prescribed polynomial function, appropriate building blocks that perform corresponding multiplication operations are selected and connected to form a two-port device, such that the transfer characteristic of the resulting device has the desired polynomial form.
Converting the TC to a DP characteristic
Having constructed the two-port device with a desired polynomial TC, the ÿnal step is to design a TC to DP converter, by which the TC of the two-port device developed by step 2 is converted to the DP characteristic of a two-terminal device. In other words, the aim of the step is to convert the response (output) voltage of a two-port device to the branch current of a two-terminal device [10] . The block diagram of the converter and its circuitry implementation are shown in Figures 1(a) and 1(b), respectively.
CIRCUITRY IMPLEMENTATION OF SYSTEMATIC SYNTHESIS PROCEDURE
In this section we discuss the circuitry implementation for a given polynomial function and the determination of the circuitry parameters. 
Circuitry implementation
It can be seen that the multiplication operation plays a key role in constructing the polynomial function (1). Using analog multipliers to conduct the operation is desirable. In our model, we adopt analog multiplier AD633JN shown in Figure 2 (a) for the circuitry implementation. The transfer function of the multiplier is expressed as follows:
where the factor 10 V is an inherent scaling voltage in the multiplier, and the summing terminal z may be used to add a further signal to the output, or may be grounded. For simplicity, let denote the inherent scaling factor 10 V, i.e., = 10 V. Obviously, when (x 1 −x 2 ) = (y 1 −y 2 ) = v, and the summing terminal z is grounded, we obtain
This is the model of an elementary building block for constructing a two-port with a polynomial TC. Applying v and the output w of the elementary building block to terminals x 1 and y 1 , respectively, of another multiplier with x 2 ; y 2 and z grounded, i.e. let x 1 −x 2 = v; y 1 −y 2 = v 2 = , and z = 0, the output of the resulting two-port is
Following the above formula, the building block with an arbitrary prescribed transfer characteristic w n = 1 n−1 v n ; n= 2; 3; 4; : : :
can be obtained. Finally, we shall convert the two-port to a two-terminal device. This can be carried out by connecting a linear resistor R to the terminals w and x 1 of the two-port. The circuitry diagram is shown in Figure 2 
or in a general form:
where a 0 = − v 0 =R; a 1 = 1=R; and a 2 = − 1= R. The constant term a 0 and the linear term a 1 v can be deleted by setting z = 0 and z = v, respectively. By adding appropriate building block(s), arbitrary polynomial functions with higher-order terms can be synthesized. As an example, Figure 3 presents a circuitry implementation of several polynomial functions. The maximum one among them is the function with up to a ÿfth-order non-linear term. Here the constant term a 0 is ignored by setting v 0 = 0 since it is seldom needed for most applications. The switches connected in the circuit are used to show how to connect the desired building block(s) for a given polynomial function. The performance is summarized in Table I to give an outline of the procedure.
In fact, however, it is enough to connect directly the appropriate building block(s) together, without using the switches, for the implementation of a speciÿc polynomial function.
Adding one more multiplier with appropriate inputs to the circuit shown in Figure 3 , a polynomial function with a higher-order term, say n = 6, can be achieved. The procedure is similar to turning switch S 5 on to get a ÿfth-order term, but the inputs for the new multiplier are v and v 5 , respectively. By following this approach, any higher-order terms can be added.
Determining circuitry parameters
Suppose we need to synthesize a two-terminal device with a prescribed polynomial nonlinearity Figure 3 and their DP characteristics.
States of switches DP characteristics Referring to Table I , the corresponding circuitry implementation for the two-terminal device is described by the polynomial function
listed in the last line of the table.
From Equations (8) and (9) we have 
where = 10 V is a constant, and a n ; n = 1; 2; : : : ; 5, are given by the prescribed polynomial non-linearity (8) . Obviously, the circuitry parameters R n ; n = 1; 2; : : : ; 5, can be determined by solving the above equations. It should be noted that the analog multipliers used are real circuits and bounded. Hence, the synthesized polynomial non-linearity is limited to the input voltage and output current of the multipliers allowed.
EXAMPLES OF THE RESULTING POLYNOMIAL NON-LINEARITY
Using the systematic procedure proposed in this paper, a variety of DP characteristics of two-terminal devices synthesized are shown in Figures 4(a) -(e), where the printed plots are obtained by numerical calculations, and the oscilloscope photographs are measured experimentally from the synthesized models. The curves of polynomial functions with a square, a cubic, Notice that all coe cients a n ; n= 1; 2; : : : ; 5; can be sign-inverted by having negative resistance R n ¡0; n = 1; 2; : : : ; 5; or reversing the output polarity by interchanging the X or Y inputs. The negative resistance can be obtained using the technique reported in Reference [2] .
CONCLUDING REMARKS
In this paper a systematic procedure is proposed for synthesizing the prescribed DP characteristics of two-terminal, or one-port, non-linear resistors with an arbitrary polynomial nonlinearity. A variety of the resulting DP characteristics numerically calculated and experimentally measured validate the e ectiveness and robustness of the procedure.
The proposed procedure can be applied to the practical circuit design in two ways: (1) Given the DP characteristic of a two-terminal device with a prescribed polynomial non-linearity, i.e., the coe cients a n ; n = 1; 2; : : : ; of a polynomial function describing the non-linearity are given, synthesize a circuit and determine the circuitry parameters R n ; n= 1; 2; : : : ; to implement the two-terminal device; (2) Given the circuit of a two-terminal device with a prescribed polynomial non-linearity, i.e., the circuitry parameters R n ; n = 1; 2; : : : ; are chosen, determine the coe cients a n ; n = 1; 2; : : : ; of the corresponding polynomial function.
The basic advantage of the proposed procedure is that the process of design is systematic, and is not subjected to a designer's experience in circuitry design. Meanwhile, the approach employing operational ampliÿers and multipliers is advantageous, in contrast with the technique using semiconductor diodes, transistors, and ÿeld e ect transistors, which su er noticeable spread of the parameters and temperature sensitivity [5] [6] [7] . Limitations on the operating bandwidth and power dissipation of the devices are imposed only by the operational ampliÿer and the multiplier used.
The circuit synthesized can be integrated in a chip with the terminals connecting R n oating. To obtain a prescribed non-linearity, the job for users is to connect appropriate resistor(s) R n to the oating terminals of the chip.
